Worcester Polytechnic Institute Electronic Theses and Dissertations Collection

Title page for ETD etd-011013-081923

Document Typethesis
Author NameCrasso, Anthony
Email Address acrasso at gmail.com
TitleBackground Calibration of a 6-Bit 1Gsps Split-Flash ADC
DepartmentElectrical & Computer Engineering
  • Professor John McNeill, Advisor
  • Professor D. Richard Brown, Committee Member
  • Professor Stephen Bitar, Committee Member
  • Keywords
  • Calibration
  • Flash
  • ADC
  • Date of Presentation/Defense2013-01-08
    Availability unrestricted


    In this MS thesis, a redundant flash analog-to-digital converter (ADC) using a ``Split-ADC' calibration structure and lookup-table-based correction is presented. ADC input capacitance is minimized through use of small, power efficient comparators; redundancy is used to tolerate the resulting large offset voltages. Correction of errors and estimation of calibration parameters are performed continuously in the background in the digital domain. The proposed flash ADC has an effective-number-of-bits (ENOB) of 6-bits and is designed for a target sampling rate of 1Gs/s in 180nm CMOS. The calibration algorithm described has been simulated in MATLAB and an FPGA implementation has been investigated.


  • Browse by Author | Browse by Department | Search all available ETDs

    [WPI] [Library] [Home] [Top]

    Questions? Email etd-questions@wpi.edu
    Maintained by webmaster@wpi.edu