Document Type thesis Author Name Orchanian, Shant URN etd-042610-232248 Title Split Non-Linear Cyclic Analog-to-Digital Converter Degree MS Department Electrical & Computer Engineering Advisors John McNeill, Advisor Stephen Bitar, Committee Member Andrew Klein, Committee Member Keywords Cyclic Non-linear ADC Date of Presentation/Defense 2010-04-14 Availability unrestricted
Analog-to-Digital Converters (ADC’s) are inherently optimized for linearity in order to produce an accurate digital representation of an analog voltage. The Cyclic ADC’s linearity is limited by one of its components, the residue amplifier. The residue amplifier is used to amplify the error between the analog voltage and the digital decision by a gain of two in each cycle of a conversion. In previous designs, this was accomplished by using a compound op-amp with a large open loop gain for linearity, and negative feedback to achieve the gain of two.
This thesis explores the use of a resistively loaded differential pair to achieve this gain. The design reduces die size, power usage, and analog complexity. To correct for this inherent non- linearity, a Split ADC concept is employed to enable digital background calibration and a correction algorithm to account for this non- linearity. The Integrated circuit is designed, laid out, and simulated using the Cadence Integrated Circuit Front to Back design suite (ICFB) in the 0.18um Jazz CMOS process.
Browse by Author | Browse by Department | Search all available ETDs
Questions? Email email@example.com