Worcester Polytechnic Institute Electronic Theses and Dissertations Collection

Title page for ETD etd-011006-221104


Document Typedissertation
Author NameLiu, Chengxin
URNetd-011006-221104
TitleJitter in Oscillators with 1/f Noise Sources and Application to True RNG for Cryptography
DegreePhD
DepartmentElectrical & Computer Engineering
Advisors
  • John A. McNeill, Advisor
  • Berk Sunar, Committee Member
  • Donald R. Brown, Committee Member
  • William J. Martin, Committee Member
  • Keywords
  • jitter
  • phase noise
  • 1/f noise
  • oscillator
  • random number generator
  • Date of Presentation/Defense2005-12-19
    Availability unrestricted

    Abstract

    In the design of voltage-controlled oscillators (VCOs) for communication systems, timing jitter is of major concern since it is the largest contributor to the bit-error rate. The latest deep submicron processes provide the possibility of higher oscillator speed at the cost of increased device noise and a higher 1/f noise corner. Therefore it is crucial to characterize the upconverted 1/f noise for practical applications.

    This dissertation presents a simple model to relate the time domain jitter and frequency domain phase noise in the presence of non-negligible 1/f noise sources. It will simplify the design, simulation, and testing of the PLL, since with this technique only the open loop VCO needs to be considered. Design methodologies for white noise dominated ring oscillators and PLLs are also developed by analyzing the upconverted thermal noise in time domain using a LTI model. The trade-off and relationship between jitter, speed, power dissipation and VCO geometry are evaluated for different applications. This model is supported by the measured data from 24 ring oscillators with different geometry fabricated in TSMC 0.18um process.

    The theory developed in this dissertation is applied to the design of PLL- and DLL- based true random number generators (TRNG) for application in the area of “smart cards”. New architectures of dual-oscillator sampling and delay-line sampling are proposed for random number generation, which has the advantage of lower power dissipation and lower cost over traditional approaches. Both structures are implemented in test chips fabricated in AMI 1.5um process. The PLL-based TRNG passed the NIST SP800-22 statistical test suite and the DLL-based TRNG passed both the NIST SP800-22 statistical test suite and the Diehard battery of tests.

    Files
  • cxliu.pdf

  • Browse by Author | Browse by Department | Search all available ETDs

    [WPI] [Library] [Home] [Top]

    Questions? Email etd-questions@wpi.edu
    Maintained by webmaster@wpi.edu